1 The second dynamically equivalent mechanism is to introduce delays into the loop that correspond to synthesis and transport delays.

2 It analyzes some questions appearing in the process of realizing the circuit based on FPGA and the effect brought by the transport delay between the channels.

3 Source model plays a decisive part in the analysis of transport delay of the total network.

4 In view of this, the paper has made an analysis into the principles of determining the legal liability of air transport carrier in the air transport delay upheld by international conventions.

5 The paper lays a foundation of decrease of average transport delay and enhancement of performance of the space network.